“Rules are derived to obtain specifications on radiance, power, lifetime, and cleanliness of the source for an actinic patterned mask inspection system. We focus on the physical processes and technological aspects governing the requirements of radiation sources for reticle inspection. We discuss differences and similarities to scanner with respect to magnification, system etendue, and image recording. Source radiance requirements are estimated from a perspective of targeted throughput and defect detection sensitivity. The derivations consider the influence of photon shot noise on signal detection and conservation laws of light etendue and radiant flux. We describe the scaling laws for required radiance with targeted sensitivity index, optical contrast, field size, and system throughput. In addition, we address the limits on the required brightness and minimum repetition rate set by mask damage threshold. Finally, system and source cleanliness requirements and criticality of the source availability and lifetime are discussed. The analysis can be applied to other microscopy-based metrology and inspection applications.”
Find the open access paper here.
J. of Micro/Nanopatterning, Materials, and Metrology, 21(2), 021204 (2022). https://doi.org/10.1117/1.JMM.21.2.021204.
Visit Semiconductor Engineering’s Technical Paper library here and discover many more chip industry academic papers.
Name* (Note: This name will be displayed publicly)
Email* (This will not be displayed publicly)
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Tech and auto giants are putting even more pressure on the semiconductor labor market. Some say it could be just what the industry needs.
Why UCIe is so important for heterogeneous integration.
There are at least three architectural layers to processor design, each of which plays a significant role.
Memory footprint, speed and density scaling are compounded by low-power constraints.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Disaggregation and the wind-down of Moore’s Law have changed everything.